



ROHDE&SCHWARZ

Make ideas real





SYSGO is the leading European provider of real-time operating systems for critical embedded and IoT applications. Our customers are leading players in the Aerospace, Railway, Automotive, Medical and Industrial Automation industries, who use our PikeOS product as a platform for critical systems that need to be certified against Safety and Security standards.

## **SYSGO University Program**

- → Increase awareness about PikeOS
- Increase amount of people having hands-on expertise with PikeOS
- → Enable and maintain applications for PhD, master and bachelor theses
- → Enable and maintain technologyoriented work with universities and researchers

#### **Academic Propositions**

- → Introductory guest lectures
- → PikeOS labs at universities
- → Academic PikeOS license
- → One-to-one Q&A sessions for students or researchers

#### **R&T Positions at SYSGO**

- Research Engineer
- Research Project Manager

#### **Research Areas**

include (and are not limited to):



#### **Operating Systems**

Virtualization, synchronization, proof of concepts, ...



## Safety / Security Verification and Certification



#### Networking

Timing protocols, TSN-based traffic shaping, ...



#### **Artificial Intelligence**

Anomaly detection, IDS, Al integration, Al certification



#### **Power Management**

in Safety Systems



#### **Computational Platforms**

Avionics & Space, Automotive, Rail, Medical, Manufacturing and Energy

We are looking for funded projects, e.g. from Horizon Europe or national ones.

Get in contact!

tma@sysgo.com

## **Partners**

**ROHDE&SCHWARZ** 

Make ideas real





# Sponsors















**METIO** SOFTWARE









# 25<sup>th</sup> International Symposium on Design and Diagnostics of Electronic Circuits and Systems DDECS 2022

The International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) provides a forum for exchanging ideas, discussing research results, and presenting practical applications in the areas of design, test, and diagnosis of microelectronic digital, analog, and mixed-signal circuits and systems.

## General information

#### Conference venue

Hotel Diplomat Prague Czech Technical University in Prague Evropska 15, 160 41 Prague 6,Czech Republic

## **Local organizers**

**Czech Technical University in Prague** is one of the biggest and oldest technical universities in Europe. It was founded on the initiative of Josef Christian Willenberg on the basis of a decree issued on January 18<sup>th</sup>, 1707 by Emperor Josef I.

**Faculty of Information Technology** has been established as the eighth faculty of the Czech Technical University in Prague on 1st July 2009.





## Committee

## **Organizing committee**

#### **General Chair**

Hana Kubátová, CTU in Prague, CZ

#### **General Vice Chair**

Andreas Steininger, TU Vienna, AT

## **Program Chair**

Maksim Jenihhin, TalTech, EE

## Program Vice-chair

Tomasz Garbolino, Silesian UT, PL

## **Organizing Chair**

Petr Fišer, CTU in Prague, CZ

## **Publication Chairs**

Jan Bělohoubek, CTU in Prague, CZ Jaroslav Borecký, CTU in Prague, CZ

## **Topic Chairs**

Viera Stopjaková, STU, Bratislava, Slovakia: Analog, Mixed Signal, RF and Sensors Miloš Krstić, IHP and University Potsdam, DE: Digital Circuit and System Design Görschwin Fey, TU Hamburg, DE: Test, Verification and Dependability Nele Mentens, KU-Leuven, BE: Secure HW and Embedded Systems Oliver Keszöcze, FAU Erlangen-Nüremberg, DE: Emerging Technologies and New Computing Paradigms

## **Partners**

ROHDE&SCHWARZ







## Sponsors























# Accompanying program

## April 6, 2022 | WEDNESDAY

#### **Welcome Drink**

Conference venue, Hotel Diplomat

## April 7, 2022 | THURSDAY


## **Sightseeing Tour of Prague & Conference Dinner**

walking tour with English speaking guides

**17.00** Departure from the conference venue (Hotel Diplomat).

## **Places of interest:**

- 1 Prague castle stop Start point of the tour (~17.30)
- 2 Prague Castle
- 3 Cathedral of St. Vitus at Prague Castle
- 4 Czernin Palace
- 5 Strahov Monastery
- 6 Petřín Lookout Tower
- 7 Restaurant Nebozízek (~19.00)





## Scientific program

## Wednesday, April 6, 2022

9:00-9:30 Opening session

Hana Kubátová, Petr Fišer, FIT, CTU in Prague, Czech Republic

9:30 Keynote lecture

Session chair: Hana Kubátová

A New Role of Design for Test in Silicon Lifecycle Management

Janusz Rajski, Siemens

10:15 Industrial talk

Session chair: Hana Kubátová

Experiences building a P4 Compiler for FPGAs

Pavel Benáček, Intel

10:45-11:00 Coffee break

11:00-12:15 Session 1: RISC Processors

Session chair: Miloš Krstić

 Virtual Prototype driven Design, Implementation and Evaluation of RISC-V Instruction Set Extensions

Milan FUNCK<sup>1</sup>, Vladimir HERDT<sup>1,2</sup>, Rolf DRECHSLER<sup>1,2</sup>
<sup>1</sup>DFKI GmbH, Germany; <sup>2</sup>University of Bremen, Germany

 Early Performance Estimation of Embedded Software on RISC-V Processor using Linear Regression

Weiyan ZHANG<sup>1</sup>, Mehran GOLI<sup>1,2</sup>, Rolf DRECHSLER<sup>1,2</sup>
<sup>1</sup>DFKI GmbH, Germany; <sup>2</sup>University of Bremen, Germany

Processor Extensions for Hardware Instruction Replay against Fault Injection Attacks

Noura AIT MANSSOUR<sup>1,3</sup>, Vianney LAPOTRE<sup>2,3</sup>, Guy GOGNIAT<sup>2,3</sup>, Arnaud TISSERAND<sup>1,3</sup>

<sup>1</sup>UBS, Lab-STICC, France; <sup>2</sup>Université Bretagne Sud; <sup>3</sup>CNRS, Lab-STICC, France

12:15-13:15 Lunch break

### 13:15 Embedded Tutorial

Session chair: Maksim Jenihhin

#### Hardware-Aware Neural Architecture Search

Lukáš Sekanina, VUT Brno, Czech Republic

## 14:15-15:20 Session 2: Novel Computing Architectures

Session chair: Maksim Jenihhin

## AµFLIPS: An Asynchronous Microprocessor With FLexIbly-timed Pipeline Stages

Zaheer TABASSAM<sup>1</sup>, Syed Rameez NAQVI<sup>2</sup>, Andreas STEININGER<sup>1</sup> TU Wien, Austria; <sup>2</sup>CUI, Wah Campus, Pakistan

## A Design Space Exploration Framework for Memristor-Based Crossbar Architecture

Mario BARBARESCHI¹, Alberto BOSIO², Ian O'CONNOR², Petr FIŠER³, Marcello TRAIOLA⁴

<sup>1</sup>Department of Electrical Engineering and Information Technology, University of Naples Federico II, Naples, Italy; <sup>2</sup>Univ Lyon, ECL, INSA Lyon, CNRS, UCBL, CPE Lyon, INL, UMR5270, 69130 Ecully, France; <sup>3</sup>Czech Technical University in Prague, Czech Republic; <sup>4</sup>University of Rennes, Inria, CNRS, IRISA, UMR6074



ArithsGen: Arithmetic Circuit Generator for Hardware Accelerators
 Jan KLHUFEK, Vojtech MRAZEK, Brno University of Technology, Czech
 Republic

## 15:20–16:20 Posters (Regular), Coffee break

# P1 Fault Tolerant Synchronous Multi-Channel Buck Converter for Nuclear Inspection Instruments

Yannick VERBELEN, Antonios BANOS, Tom B. SCOTT University of Bristol, United Kingdom

## P2 Hardware Accelerated FrodoKEM on RISC-V

Patrick KARL, Tim FRITZMANN, Georg SIGL, Technical University of Munich, Germany

# P3 Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters

Kemal Çağlar COŞKUN, University of Bremen, Germany

## P4 ML-based Power Estimation of Convolutional Neural Networks on GPGPUs

Christopher A. METZ<sup>1</sup>, Mehran GOLI<sup>1,2</sup>, Rolf DRECHSLER<sup>1,2</sup>
<sup>1</sup>Institute of Computer Science, Universität Bremen, Germany; <sup>2</sup>Cyber-Physical Systems, DFKI Bremen, Germany

# P5 On the optimization of Software Obfuscation against Hardware Trojans in Microprocessors

Luca CASSANO<sup>1</sup>, Elia LAZZERI<sup>1</sup>, Nikita LITOVCHENKO<sup>1</sup>, Giorgio DI NATALE<sup>2</sup>

<sup>1</sup>Politecnico di Milano, Italy; <sup>2</sup>Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France

## 16:20–17:40 Session 3: Analog and Mixed-Signal Design

Session chair: Viera Stopjaková

 Hexapod Robotic System for Indoor Neutron and Gamma Radiation Mapping and Inspection

Antonis BANOS, Yannick VERBELEN, Suresh KALUVAN, Chris HUTSON, Matthew RYAN TUCKER, Tom B. SCOTT, University of Bristol, United Kingdom

- Autocalibration Approach for Improving Robustness of Analog ICs
   David MALJAR, Daniel ARBET, Martin KOVÁČ, Róbert ONDICA, Viera
   STOPJAKOVÁ, Slovak University of Technology, Slovak Republic
- A Radiation Tolerant CML Voltage-Controlled Oscillator in 65 nm
   CMOS

Jaime Sebastian CARDENAS CHAVEZ<sup>1</sup>, Cheng GU<sup>1</sup>, Zhi Chao ZHANG<sup>1</sup>, Riu CHEN<sup>1</sup>, Hormoz DJAHANSHAH<sup>2</sup>

<sup>1</sup>University of Saskatchewan, Canada; <sup>2</sup>Microchip Technology

• On-Chip Current Sensing Approaches for DC-DC Converters
Richard RAVASZ, Adam HUDEC, Daniel ARBET, Viera STOPJAKOVÁ,
Slovak University of Technology, Slovak Republic

18:30 Welcome drink

## Thursday, April 7, 2022

9:00 Keynote lecture

Session chair: Petr Fišer

Towards Polynomial Formal Verification of Complex Arithmetic Circuits

Rolf Drechsler, University of Bremen, Germany

9:45 Industrial talk

Session chair: Petr Fišer

**Safety-Critical Embedded Software Technology Innovations in Sysgo** *Sysgo* 

10:15-10:30 Coffee break

## 10:30-11:50 Session 4: Hardware Security

Session chair: Martin Novotný

Hardware Obfuscation of Digital FIR Filters
 Levent AKSOY¹, Alexander HEPP², Johanna BAEHR², Samuel PAGLIARINI¹

<sup>1</sup>Tallinn University of Technology, Estonia; <sup>2</sup>Technical University of Munich, Germany

- Exploiting PUF Variation to Detect Fault Injection Attacks
   Troya Cagil KOYLU, Luiza CAETANO GARAFFA, Cezar Rodolfo WEDIG REINBRECHT, Mahdi ZAHEDI, Said HAMDIOUI, Mottaqiallah TAOUIL Delft University of Technology, The Netherlands
- Versatile Hardware Framework for Elliptic Curve Cryptography
   Vít MAŠEK, Martin NOVOTNÝ, Czech Technical University in Prague,
   Czech Republic
  - Correlation Power Analysis of SipHash

Matúš OLEKŠÁK, Vojtěch MIŠKOVSKÝ, Czech Technical University in Prague, Czech Republic

11:50-13:00 Lunch break

# **13:00–14:00** Panel Session: Secure hardware architectures and systems Moderator: Nele Mentens, Leiden University and KU Leuven,

Moderator: Nele Mentens, Leiden University and KU Lei. The Netherlands

#### **Panelists**

- Leila Batina, Radboud University, The Netherlands
- Ahmad-Reza Sadeghi, TU Darmstadt, Germany
- Akash Kumar, TU Dresden, Germany
- Petr Svenda, Masaryk University, Brno, Czech Republic

14:00-14:15 Coffee break

# 14:15–15:45 Special Session: Dependability of Alternative Computing Paradigms for Machine Learning: hype or hope?

Session chair: Alberto Bossio

 Memristive Logic-in-Memory Implementations: Benefits and Limitations

Giorgio Di Natale, CNRS/TIMA, France

- Are SNNs Fault Tolerant?
   Ioana Vatajelu, CNRS/TIMA, France
- CNN Fault Tolerance: Myth and Reality Luca Cassano, Politecnico di Milano, Italy

#### 17:00 Social Event

Departure from the hotel, Sightseeing (walking) tour of Prague

## Friday, April 8, 2022

9:30 Keynote lecture

Session chair: Nele Mentens

Al and Side-Channel analysis: Lessons Learned So Far Lejla Batina, Radboud University, Nijmegen, The Netherlands

## 10:15-11:30 Session 5: Formal Verification

Session chair: Katarina Jelemenská

 Analyzing Dynamic Aspects of AxC Systems by Means of Statistical Model Checking

Josef STRNADEL, Brno University of Technology, Czech Republic

 Functional Verification of Arithmetic Circuits: Survey of Formal Methods

Maciej CIESIELSKI, Atif YASIN, Jiteshri DASARI University of Massachusetts, Amherst, MA, USA

On SAT-Based Model Checking of Speed-Independent Circuits
 Florian HUEMER, Robert NAJVIRT, Andreas STEININGER
 Institute for Computer Engineering, TU Wien, Vienna, Austria

11:30-11:45 Coffee break

# 11:45–13:00 Session 6: Emerging Technologies and New Computing Paradigms

Session chair: Lukáš Sekanina

 Synaptic Control for Hardware Implementation of Spike Timing Dependent Plasticity

Salah DADDINOUNOU, Elena-Ioana VATAJELU Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA, France

- Programmable Logic Elements Using Multigate Ambipolar Transistors
   Ashton SNELGROVE, Pierre-Emmanuel GAILLARDON, University of
   Utah, USA
- A Concept Towards Pressure-Controlled Microfluidic Networks Gerold FINK<sup>1</sup>, Medina HAMIDOVIĆ<sup>1</sup>, Werner HASELMAYR<sup>1</sup>, Robert WILLE<sup>2,3</sup>

<sup>1</sup>Johannes Kepler University Linz, Austria; <sup>2</sup>Technical University of Munich, Munich, Germany; <sup>3</sup>Software Competence Center Hagenberg GmbH (SCCH), Hagenberg, Austria

## 14:00-14:50 Session 7: Stochastic Computing

Session chair: Elena-Ioana Vatajelu

 Stochastic Computing Architectures for Lightweight LSTM Neural Networks

Roshwin SENGUPTA<sup>1</sup>, Ilia POLIAN<sup>1</sup>, John P. HAYES<sup>2</sup>
<sup>1</sup>University of Stuttgart, Germany; <sup>2</sup>University of Michigan, USA

Analyzing Multilevel Stochastic Circuits using Correlation Matrices
 Owen S. HOFFEND, John P. HAYES, University of Michigan, USA

## 14:50-15:20 Posters (Informal), Coffee break

P6 Scalable FPGA Hardware Accelerator for SVM Inference
Marcin AFTOWICZ<sup>1</sup>, Kai LEHNIGER<sup>1</sup>, Peter LANGENDOERFER<sup>1,2</sup>

<sup>1</sup>IHP - Leibniz Institute for High Performance Microelectronics, Frankfurt
(Oder), Germany; <sup>2</sup>BTU CS - Brandenburg University of Technology
Cottbus-Senftenberg, Germany

## P7 Identifying Critical Flip-flops in Circuits with Graph Convolutional Networks

Li LU<sup>1</sup>, Junchao CHEN<sup>1,2</sup>, Markus ULBRICHT<sup>1</sup>, Milos KRSTIC<sup>1,2</sup>
<sup>1</sup>IHP-Leibniz-Institut für innovative Mikroelektronik, Germany;
<sup>2</sup>University of Potsdam, Potsdam, Germany

# P8 Verification of Calculations of Non-Homogeneous Markov Chains Using Monte Carlo Simulation

Jan REZNICEK, Martin KOHLIK, Hana KUBATOVA Czech Technical University in Prague, Czech Republic

# 15:20–16:10 Session 8: Reliability and Resilience of DNNs Session chair: Giorgio Di Natale

- Selective Hardening of Critical Neurons in Deep Neural Networks Annachiara RUOSPO¹, Gabriele GAVARINI¹, Ilaria BRAGAGLIA¹, Marcello TRAIOLA², Alberto BOSIO³, Ernesto SANCHEZ¹ ¹Politecnico di Torino, Italy; ²Inria, University of Rennes, CNRS, IRISA, Rennes, France; ³Univ Lyon, ECL, INSA Lyon, CNRS, UCBL, CPE Lyon, INL, UMR5270, France
- Exploring Software Models for the Resilience Analysis of Deep Learning Accelerators: the NVDLA Case Study

Alessandro VERONESI<sup>1</sup>, Francesco DALL'OCCO<sup>2</sup>, Davide BERTOZZI<sup>2</sup>, Michele FAVALLI<sup>2</sup>, Milos KRSTIC<sup>1,3</sup>
<sup>1</sup>IHP microelectronics, Germany; <sup>2</sup>University of Ferrara, Italy; <sup>3</sup>Universität Potsdam, Germany

16:10 Closing